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On the circuit complexity of the standard and
the Karatsuba methods of multiplying integers∗
Igor S. Sergeev†
The goal of the present paper is to obtain accurate estimates for the
complexity of two practical multiplication methods: standard (school)
and Karatsuba [1]. Here, complexity is the minimal possible number of
gates in a logic circuit implementing the required function over the basis
{AND,OR,XOR,NAND,NOR,XNOR}.
One can find upper estimates for the said methods e.g. in [2]. The
standard method has complexity M(n) ≤ 6n2 − 8n. In the case n = 2k, the
complexity K(n) of the Karatsuba method can be deduced from the recursion
K(2n) ≤ 3K(n) + 49n− 8 as K(2k) ≤ 262
9
· 3k − 49 · 2k + 4.
We intend to show that the above estimates may be improved with the
help of the result [3] stating that a sum of n bits may be computed via 4.5n
operations instead of 5n as in the naive approach. The resulting bounds are
M(n) ≤ 5.5n2 − 6.5n− 1 + (n mod 2) and
K(2k) ≤ 25
83
405
· 3k − 38 · 2k −
81
5
Φk+2 −
37
5
Φk+1 + 20, (1)
where {Φk} is the Fibonacci sequence: Φ1 = Φ2 = 1, Φk+2 = Φk+1 + Φk.
Auxiliary circuits. The circuits below are built from the following sub-
circuits: half-adders HA, HA±, (3, 2)-carry save adders (CSA) FA3, FA
−
3 ,
FA03, SFA3, SFA
−
3 , (5, 3)-CSA MDFA, MDFA
− (the MDFA circuit was
proposed in [3]). Specifically, they implement the functions:
HA: (x1, x2)→ (u; v), where x1 + x2 = 2u+ v;
HA±: (x1, x2)→ (u; v), where x1 − x2 = −2u+ v;
FA3: (x1, x2, x3)→ (u; v), where x1 + x2 + x3 = 2u+ v;
FA−3 : (x1, x2, x3) → (u; v), where x1 + x2 − x3 = 2u− v;
FA03: (x1, x2, x3) → (u; v), where x1+x2−x3 = 2u+v, if x1+x2−x3 ≥ 0;
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SFA3: (x1, x1 ⊕ x2, x3) → (u; v), where x1 + x2 + x3 = 2u+ v;
SFA−3 : (x1, x1 ⊕ x2, x3)→ (u; v), where x1 − x2 + x3 = 2u− v;
MDFA: (x1, x1 ⊕ y1, x2, x2 ⊕ y2, z) → (u1, u1 ⊕ u2; v), where x1 + y1 +
x2 + y2 + z = 2(u1 + u2) + v;
MDFA−: (x1, x1⊕y1, x2, x2⊕y2, z) → (u1, u1⊕u2; v), where x1−y1+
x2 − y2 + z = 2(u1 − u2) + v.
These circuits are shown on Fig. 1. Gates AND,OR,XOR are denoted
by symbols ∧, ∨, ⊕, respectively. Inverted inputs are marked by small circles.
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Figure 1: Auxiliary circuits
Standard method. The first stage of the standard method of multipli-
cation of n-bit integers involves n2 bit multiplications. The next stage —
multiple addition — may be performed via summation of bits in consecutive
columns (column is a set of bits of the same order). The summation utilizes
the aforementioned auxiliary subcircuits. The result of a column summation
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is a bit of the product and a set of carries to the next order.
Let us index columns from 1 in increasing order. Then, after the first
phase one has n− |n− k| bits in a k-th column, k = 1, . . . , 2n− 1. Consider
the following rule of column summation: if there exist 5 summand bits, use
MDFA; else, if there exist 3 summand bits, use FA3; else, if there exist 2
summand bits, use HA.
Denote by h(k) number of summand bits in the k-th column after com-
pletion of summation in all lower-order columns. Clearly, h(1) = 1. Let
us check by induction that h(k) = 2k − 2 for 2 ≤ k ≤ n. Obviously, the
statement holds for k = 2. Assume, it also holds for k = t and consider sum-
mation in the t-th column. By the declared strategy, summation of 2t − 2
bits involves ⌊t/2⌋ − 1 circuits MDFA, one circuit HA, and in the case of
odd t, one more circuit FA3. In total, it produces t − 1 carries to the next
order. Hence, h(t+ 1) = t + 1 + t− 1 = 2(t+ 1)− 2, as required.
By analogy, we conclude that h(n+1) = 2n−2 and h(2n−k) = 2k+1 for
0 ≤ k ≤ n−2. For summation in the (n+1)-th column one use the same set
of circuits as for the n-th column. For summation in (2n− k)-th column we
use ⌊k/2⌋ circuits MDFA, and in the case of odd k 6= 1 an additional circuit
FA3. For k = 1 we need a circuit SFA3 instead of FA3, since summation in
the previous column involves MDFA.
The use of MDFA requires a conversion to the special bit encoding
(x, y) → (x, x ⊕ y). All MDFA outputs encoded this way may be con-
nected to MDFA inputs of the same encoding, with the exception of the
last MDFA, in the (2n − 2)-th column. Therefore, to execute all summa-
tions we need additionally q+1 XOR gates, where q is a number of MDFA.
Therefore, if n ≥ 4, then the second stage of multiplication utilizes n
circuits HA, n− 3 + 2(n mod 2) circuits FA3, one circuit SFA3, q = (n
2 −
3n)/2 + 1 − (n mod 2) circuits MDFA and q + 1 XOR gates (the number
of MDFA is easy to derive from the number of (3, 2)-CSA, since MDFA
reduces the total number of summand bits by 2, FA3 or SFA3 reduces it
by 1; the number of summand bits before summation stage is n2, and at the
end it is 2n). Summing up the complexities of subcircuits we can bound the
complexity M(n) of the multiplication circuit as
M(n) ≤ 5, 5n2 − 6, 5n− 1 + (n mod 2).
The estimate holds also for 2 ≤ n ≤ 3.
Karatsuba method. Represent two m-bit multiplication operands as
A12
n + B1 and A22
n + B2, where n = ⌈m/2⌉, 0 ≤ Bi < 2
n, 0 ≤ Ai < 2
m−n.
Then, the product may be computed by the formula:
A1A22
2n + ((A1 +B1)(A2 +B2)−A1A2 −B1B2)2
n +B1B2.
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The implied circuit consists of two addition circuits computing A1 + B1
and A2 + B2, three multiplication subcircuits for (n + 1)-bit, (m − n)-bit
and n-bit operands, and a subcircuit for the final addition-subtraction. The
structure of this final addition is shown on the pattern below (see Fig. 2).
Symbols “+” and “−” denote summand and subtrahend bits, respectively.
Columns are indexed so that an index i corresponds to a bit with weight 2i.
Pairs of bits in brackets are missing when m is odd.
(++) + · · ·++++ + · · ·+ A1A22
2n
++++ + · · ·++ · · ·+ (A1 +B1)(A2 +B2)2
n
(−−)− · · · − − · · ·− −A1A22
n
−−− · · · − − · · ·− −B1B22
n
+ · · ·+ · · ·+ B1B2
4n−1 3n−1 2n−1 n 0
Fig. 2. Pattern of the final addition-subtraction in the Karatsuba method
Consider the following column summation rule for the final addition: if
there exist 3 summand bits and 2 subtrahend bits, use MDFA−; else, if
there exist 3 bits, use a suitable circuit from the FA3 family; else, if there
exist 2 bits, use an appropriate circuit from the HA family.
Denote by h+(k), h−(k) numbers of summand and subtrahend bits in the
k-th column after completion of summation in all lower-order columns. One
can easily verify that h+(n) = h−(n) = 2, h+(n + 1) = h−(n + 1) = 3 and
h+(k) = 3, h−(k) = 4 for n+2 ≤ k ≤ 2m− n− 1. We use one FA−3 and one
HA in the n-th column, oneMDFA− and one HA± in the (n+1)-th column,
one MDFA− and one FA−3 in any subsequent column up to (2m−n−1)-th.
When m is odd, we have h+(k) = h−(k) = 3 for k = 3n − 1, 3n − 2.
Therefore, one MDFA− and one HA± should be used in the corresponding
columns.
Further, h+(3n) = 3, h−(3n) = 2 (useMDFA−), h+(3n+1) = 3, h−(3n+
1) = 1 (use SFA−3 and HA
±), h+(3n + 2) = 2, h−(3n + 2) = 1 (use FA03,
since the value (A1+B1)(A2+B2)−A1A2−B1B2 is non-negative). At last,
h+(k) = 2, h−(k) = 0 for 3n + 3 ≤ k ≤ 2m − 1: use HA elsewhere, but use
XOR in the most significant column, since no carry is required there.
As in the standard method, conversion to the special pair-of-bits encoding
requires q + 1 additional XOR gates, where q is the number of MDFA−
subcircuits.
Now, we’re going to estimate the complexity K(m) of the multiplication
circuit. It’s a common knowledge, that the complexity of the addition of two
n-bit numbers is 5n − 3, the addition of an n-bit number and an (n − 1)-
bit number has complexity 5n − 6 (see e.g. [2]). If m ≥ 10, then the final
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Karatsuba adder-subtractor contains n−1 circuits HA or HA±, 2m−2n−1
circuits FA−3 , one circuit SFA
−
3 , one circuit FA
0
3, 2n circuits MDFA
− and
2n + 2 XOR gates.
Note, that one can save some gates. Columns indexed by n+ i and 2n+ i,
for i = 0, . . . , n − 1, contain identical pairs of bits (from summands B1B2,
−A1A22
n and −B1B22
n, A1A22
2n, respectively). Arrange the computation
process to pass these bits to the inputs of FA−3 in columns indexed by n and
n + 2, . . . , 2m− n− 1, and to the inputs of MDFA− encoded by (x, x⊕ y)
in other columns (that is, in (n + 1)-th column, and in the case of odd m,
also in (3n− 2)-th and (3n− 1)-th columns).
Thus, for i = 0 and 2 ≤ i ≤ n − 1 − 2(m mod 2) we can save two gates
XOR and ANDNOT via exploiting a CSA from Fig. 3a in a lower-order
column and a CSA from Fig. 3b in a higher-order column (CSA’s are different
since the signs of bits in low-order and high-order columns are rearranged).
For i = 1 and n− 2(m mod 2) ≤ i ≤ n− 1, one XOR gate is to be saved.
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So, the following recurrent formulae hold:
K(2n− 1) ≤ K(n+ 1) +K(n) +K(n− 1) + 38n− 16, n ≥ 6,
K(2n) ≤ K(n+ 1) + 2K(n) + 38n− 2, n ≥ 5. (2)
A halving iteration of the Karatsuba method provides an advantage when
m = 16 or m ≥ 18. Bounds on the complexity L(m) of multiplication of m-
bit numbers for m ≤ 18 are collected in the Table 1 (symbol ∗ indicates
values obtained via Karatsuba method).
For the convenience of comparison, let us derive the complexity of the
Karatsuba multiplication circuit in an explicit form for m = 2k. Denote
Xk =


K(2k + 2)
K(2k + 1)
K(2k)

 , A =


1 2 0
1 1 1
0 1 2

 , bk =


38 · 2k + 36
38 · 2k + 22
38 · 2k − 2

 .
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Table 1: Bounds for the complexity of multiplication of m-bit numbers
m 1 2 3 4 5 6 7 8 9
L(m) 1 8 30 61 105 158 224 299 387
m 10 11 12 13 14 15 16 17 18
L(m) 484 594 713 845 986 1140 1287∗ 1479 1598∗
Recurrences (2) imply Xk+1 ≤ AXk+bk for k ≥ 4. Via common calculations,
we obtain (1) as the solution of the latter inequality (initial values of the
complexity should be taken from the Table 1).
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